terça-feira, 8 de maio de 2012

Transmission lines ? Algo que a malta de Electro devia saber....

I guess I'm in the mood :)

I just came across this article on Transmission Lines and series termination:

http://www.vagrearg.org/?p=transline

something our electronic students should know about, but rarely are told or teached.

The article is not 100% correct, but the basics are there, and definitely worth a read.

Just to wrap up: note that all DDR (from DDR1 to DDR3) use what is called SSTL signalling (Stub Series Terminated Logic), which is based on the very principle the article displays. There are many more signalling/interface standards, just google for them, but all high-speed are also based on the transmission line concept.

Kudos to Dangerous Prototypes for always supporting and encouraging these articles.

Alvie

Sem comentários:

Enviar um comentário